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Abstract— Recently, the bi-directional dc-dc converter has 
been focused on because of the huge demand for diversification 
of power supply network including battery. The dual active 
bridge (DAB) dc-dc converter is one of the most popular cir-
cuits for bi-directional applications because of its simple struc-
ture. However, power efficiency at light load is the intrinsic 
problem of a bi-directional DAB DC-DC converter. In this 
paper, the simple solution with digital operation for the prob-
lem is proposed and experiments are performed with 1kW 
system. This method can reduce a switching surge without 
other circuits such as snubber and improve power efficiency at 
light load. Therefore it can reduce loss of switching surge and, 
improve power efficiency. From the results, 37% maximum 
power efficiency improvement at light load is confirmed. Fur-
thermore, this method is capable of control in the conventional 
method in the heavy load range. Consequently, it is possible to 
reduce the switching surge and realize high power efficiency in 
a wide load range. 
I. INTRODUCTION 
Recently, the bi-directional dc-dc converter has been fo-
cused on because of the huge demand for diversification of 
power supply network including battery. The DAB dc-dc 
converter is one of the most popular circuits for bi-
directional applications because of its simple structure [1-6]. 
However, a switching surge and power efficiency at light 
load condition is the intrinsic problem [4]. 
Some research have been done to solve the problem, for 
instance, use of resonant type converter with snubber circuit 
[1], silicon carbide (SiC) power device and new magnetic 
materials [2], Quasi-ZCS operation with LC filter [3], and 
converter linked through superposition in additive polarity in 
series[4]. 
This paper proposes a simple solution for power efficien-
cy improvement with digital operation. This method can 
improve power efficiency due to reduce a switching loss 
without adding other circuits such as snubber. 
II.  CONVENTIONAL OPERATION OF A DAB DC-DC 
CONVERTER 
Fig. 1 shows the circuit schematic of the basic DAB dc-
dc converter. Fig. 2 shows the operating waveforms with the 
conventional operation [5]. In the conventional operation, 
the output power is operated by the phase-shift shown as φ 
between the primary voltage vP and secondary voltage vS of 
transformer. Fig. 3 shows the phasor diagram. VP, VS, VL, 
and I are phasor symbols for vP, vS, vL, i, respectively. When 
Figure 1. The circuit schematic of DAB dc-dc converter. 
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VS is lagging VP in power running mode (Fig. 3 (a) and (b)), 
and when VS is leading VP, it is operated in power regenera-
tive mode (Fig. 3 (c)). 







VVP outino  (1) 
The output power can be controlled with the phase differ-
ence φ. The waveform of the current i is changed by the load 
condition. In this paper, current i crossed the zero line in the 
state 2 is defined as a light load, and current i crossed the zero 
line in the state 1 is defined as a heavy load as shown in Fig. 2. 
III. INTRINSIC SURGE PROBLEM OF A DAB DC-DC 
CONVERTER 
Well known problem of a DAB DC-DC converter is 
switching surge in the light condition. It is caused by the 
reverse recovery effect of the diode. Fig. 4 shows ϕ - Po. The 
switching surge occurs at hard switching range of this figure. 
Fig. 5 shows the generation mechanism of switching 
surge when Vin > Vout. The surge voltage occurs in the tran-
sition from state 1 (3) to state 2 (4), repeatedly. Cd is the 
parasitic capacitance of diode which is connected in paral-
lel with the ideal diode, and Lwire is parasitic reactance. At 
the light load condition, the diodes D4 is conducting in state 
1. Then the switches Q3 is turned on when state changes 
from state 1 to state 2. At this instantaneous moment, the 
diode D4 is switched from a forward bias condition to a 
reverse bias condition immediately. And the switching 
surge is occurred with the resonance of Cd and Lwire due to 
reverse recovery phenomenon. With the same reason, when 
Vin < Vout, the surge occurs in the transition from state 2 (4) 
to state 3 (1) on the primary side. 
Commonly, to protect the switches from the switching 
surge, snubber circuit are applied [2]. However, the power 
loss at the snubber circuit can’t be ignored at the light load 
condition. The other way, the resonant converter type is also 
popular, but the additional components are needed. 
 
 
(a) state 1 (b) state 2 
Figure 5. The generation mechanism of switching surge. 
 
(a) (b) (c) 
Figure 3. Phasor diagram[1]: (a) power running 
mode (light load); (b) power  running mode 
(heavy load); (c) power regenerative mode. 
 
(a) (b) 
Figure 2. Conventional operating waveform: 
(a) light load; (b) heavy load. 
 






















IV. PROPOSED OPERATION METHOD 
We have proposed the software-based compensation me-
thod for basic DAB bi-directional dc-dc converter which can 
be reduce the switching surge at the light load, without any 
of additional circuits such as the snubber circuits or resonant 
circuits [7]. Fig. 6 shows idealized waveform of the proposed 
operating method. With this method, it can easily change 
alternately buck mode and boost mode operation. When Vin < 
Vout, as it can be seen from the waveforms, the direction of 
primary side current of transformer i during each on-time of 
Q1 and Q2, is restricted to avoid the crossing the zero line. 
Due to the restriction of the change of the direction of the 
current, the zero-current-switching-on can be realized for Q1 
and Q2. The ideal analysis has been done for each of buck 
mode and boost mode operation, respectively. This converter 
has six operational states in one switching period for each of 
the buck and boost mode operation, respectively. The ele-
ments are treated as ideal in equivalent circuit. 
The detailed description of the ideal circuit is revealed in 
a previous paper [7]. Therefore, only the results are shown in 
this paper. 
A. Buck Mode Operation in light load 
In buck mode, the primary side switches Q1 and Q2 are 
turned-on twice in the period. Firstly, Q1 and Q2 are turn-on 
at t = 0 and Ts / 2. Secondly, they are turn-off at t = A and Ts / 
2 + A. Thirdly, they are turn-on at t = ϕ and Ts / 2 + ϕ. 
Fourthly, they are turn-off at t = Ts / 2 and Ts. 









VVA  (2) 
B. Boost Mode Operation in light load 
In boost mode, the secondary side switches Q3 and Q4 are 
turned-on twice in the period. Firstly, Q3 and Q4 are turn-on 
at t = ϕ and Ts / 2 + ϕ, respectively. Secondly, they are turn-
off at t = B and Ts / 2 + B. Thirdly, they are turn-on at t = Ts / 
2 and 0. Fourthly, they are turn-off at t = Ts / 2 + ϕ and B. 







=  (3) 
C. Output power control in light load 
The ideal analysis for both of buck and boost mode oper-
ation can be done in uniformly. For the ideal analysis result, 
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In buck mode, X = A, and in boost mode, X = φ. 
D. Output Power control in heavy load 
In the light load, with the output power increasing, the 
periods of which all switches turned OFF (A ~ ϕ, π+Α ~ π+ϕ, 
Β ~ π, π+B ~ 2π) becomes shorter. The periods, equal to zero 
seconds, it is the boundary between light load and heavy load. 
Therefore, in the heavy load condition, the only conventional 
phase-shift operation is active. From the results, it can be 
seen that it is possible to control the output power seamlessly 
despite of the load condition. Relationship ϕ and Po of con-
ventional and proposed operation is shown in Fig. 7. 
E. Pulse generating method 
Fig. 8 and Fig. 9 show the generating mechanism of pro-
posed drive signal. As mentioned above, the gate signal is 
the combination of the phase shift signal and the masked 
signal.  The mask width is calculated and controlled by Eq. 
(2) and (3), respectively.  
V. LOSS INCLUDED ANALYSIS OF CONVENTIONAL 
OPERATION 
The loss included analysis of conventional operation is 
shown in a previous paper [8]. Therefore, only the results are 
  
(a) buck mode (b) boost mode 
Figure 6. Idealized wave form for proposed operating at the light load: (a) buck mode; (b) boost mode. 
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VI. LOSS INCLUDED ANALYSIS OF PROPOSED OPERATION 
To analyze the characteristics of the circuit, Extended 
State-Space Averaging Method [9] is applied. The analysis 
has been done for each of buck mode and boost mode opera-
tion, respectively. In order to simplify the loss analysis, loss 
is defined as rloss. 
A. Buck Mode Operation 
Equivalent circuits corresponding to each state in buck 
mode operation are shown in Fig. 10, where ov̂  is the low-
frequency component of Vo. Da = A – 0, Db = ϕ - A, Dc = π - 
ϕ in Fig. 6 (a). For ease of analysis, the calculation has been 
performed in a half of the switching period because of the 
symmetric behavior of the circuit.  
For analysis, solving for iL and ic, 





















−−=  (7) 
for ϕ≤≤ tA  (state 2) 







−−=  (9) 


















ii −=  (11) 
From Fig. 6, it is clear that Da + Db + Dc = 1/2,  
iL(0) = - iL(π) and iL(A) = 0. Using the preceding relation-
ships, 
 ( ) ( )
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Hence, 
   
(a) buck mode (b) boost mode 
Figure 7. ϕ - Po (conventional operation and proposed operation). 
 
 
Figure 9. Mask signal generating mechanism 
Figure 8. Masked drive signal generating mechanism. by PWM  peripheral in DSP. 
conventional opreation 
the conventional opreation 
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The results of static characteristics are obtained by let-
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B. Boost Mode Operation 
Equivalent circuits corresponding to each state in boost 
mode operation are shown in Fig. 11 For analysis, equation 
is formularized for each state. Da = ϕ – 0, Db = B - ϕ, Dc = π 
- B in Fig. 6 (b). 
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for π≤≤ tB  (state 3) 







i −=  (27) 
From Fig. 6, it is clear that Da + Db + Dc = 1/2, and iL(B) 
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The results of static characteristics are obtained by let-
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 (a) state 1 
 
(b) state 2 
 
(c) state 3 
Figure 10. Equivalent circuit of buck mode operation: 









 (a) state 1 
 
(b) state 2 
 
(c) state 3 
Figure 11. Equivalent circuit of boost mode operation: 
(a) state 1; (b) state 2; (c) state 3. 
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VII. EXPERIMENTAL RESULTS 
In order to select the value of rloss, we perform some ex-
periments with the prototype circuit. The main circuit is 
DAB dc-dc converter without additional circuits like snubber 
circuit. We had closed loop operation experiments with DSP 
TI TMS320F28335. Experimental parameters are shown in 
Table I. Dead time of each switch is 1μs. 
A. Surge Reduction 
Fig. 12 shows the waveform of the corrector-emitter vol-
tage and the corrector current of the low voltage side bridge 
of the buck converter. Fig. 12(a) shows the result of the con-
ventional operation and Fig. 12(b) shows the result of the 
proposed operation. Comparing with these results, it can be 
seen that 99% of voltage surges and 100% of current serge of 
reduction. 
Fig. 13 shows the waveform of the boost converter. Com-
paring with these results, it can be seen that 99% of voltage 
surges of reduction and 100% of current serge of reduction. 
B. Power efficiency 
Fig. 14 and Fig. 15 show the comparison of the current 
waveforms of iL in the condition of the regulated output vol-
tage. From the results, it can be seen that the amount of the iL 
TABLE I. SPECIFICATION OF DAB  DC-DC CONVERTER
Item Symbol Specification 
Transformer 
1) Turns ratio A 1:1 
2) Leakage inductance(primary-referred) L 110μH 
Converter 
1) Rated output power Po 1kW  
2) Rated input direct voltage Vin 150V 
3) Rated output direct voltage Vout 150V 
4) Switching frequency fs 20kHz 
5) Absolute maximum ratings of 
IGBT collector-emitter vCE 600V 
6) On resistance of IGBT rt 50mΩ 
7) Absolute maximum ratings of diode iF 30A 
8) Forward voltage of diode  vF 0.8V 
9) Recovery time of diode trr 0.1μs 
 
(a) the conventional operation (b) the proposed operation 
Figure 13. The waveforms in boost mode: (a) the conventional operation (Vin=100V, Vout=150V, Po=687W); 









H:10 s/div H:10 s/div  
(a) the conventional operation (b) the proposed operation 
Figure 12. The waveforms in buck mode: (a) the conventional operation (Vin=200V, Vout=150V, Po=504W); 
(b) the proposed operation. (Vin=200V, Vout=150V, Po=502W) 
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of the can be decreased with the proposed operation. With 
these results, the ohmic loss at the parasitic resistor is also 
decreased. Fig. 16 shows the power efficiency results for the 
both of the conventional and the proposed operation. It can 
be seen that the power efficiency of buck mode can be ap-
parently improved by up to 37% using the proposed opera-
tion at 100W as shown in Fig. 16 (a). It can be seen that the 
power efficiency of boost mode can be apparently improved 
by up to 30% at 100W as shown in Fig. 16 (b). 
C. Estimating the Value of Loss 
Fig. 17 shows ϕ - Po of analysis and experimental results. 
For the analysis, rloss is estimated. rloss is set 1.5Ω for the 
conventional operation and rloss is set 0.5Ω for the proposed 
operation. This difference of rloss is due to the differences of 
the current path. Using these rloss values for both of them, 
differences between loss including analysis and experimental 
results are 10％ or less in more than 100W. In less than 
100W, error is greater than 10% because of measuring preci-
   
(a) buck mode (b) boost mode 
Figure 16. Power efficiency: (a) buck mode (Vin=200V, Vout=150V); (b) boost mode (Vin=100V, Vout=150V). 














 the conventional operation
 the proposed operation














 the conventional operation
 the proposed operation
 
(a) the conventional operation  (b) the proposed operation 
Figure 14. The comparison of the current waveforms of iL: (a) the conventional operation (Vin=100V, Vout=150V, 
Po=200W); (b) the proposed operation (Vin=100V, Vout=150V, Po=200W). 
 
 (a) the conventional operation (b) the proposed operation 
Figure 15. The comparison of the current waveforms of iL: (a)the conventional operation (Vin=200V, Vout=150V, 
Po=200W); (b) the proposed operation (Vin=200V, Vout=150V, Po=191W). 
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sion. The results revealed that the analysis can be used to 
design the circuit. 
D.  Compensation for floating terminalof transformer  
There is a state that the terminal of the transformer is 
open in the proposed operation. As the control option, it is 
possible to avoid the opening of the transformer by reducing 
the OFF time (A ~ ϕ, B ~ π). One of the examples is shown 
in Fig. 18.  
VIII. CONCLUSION 
By the analysis of the circuit operation and the some ex-
periments, the validation of the proposed operation for DAB 
dc-to-dc converter is revealed. Applying the two modes 
which are proposed operation in light load and conventional 
operation in heavy load, the circuit can be operated in the full 
load range. The operation method with digital operation can 
reduce switching surges without other circuits like snubber 
circuit. From the experiment results, the 99% of the maxi-
mum voltage surge reduction and 100% of the maximum 
current serge reduction at the light load is confirmed. Fur-
thermore, due to the surge reduction method, 37% maximum 
power efficiency improvement can be confirmed at light load. 
Furthermore Po can be assumed with loss included analy-
sis. Using rloss = 1.5Ω at conventional operation and rloss = 
0.5Ω at proposed operation, differences between loss includ-
ing analysis and experimental results are 10% or less in more 
than 100W.  
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Figure 18. operation by reducing the OFF time. 
(Vin=100V, Vout=150V, Po=200W) 
  
(a) buck mode (b) boost mode 
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